

FIG. 1

```

graph LR
    subgraph TESTER
        M1M[MEMORY1 MASK MEMORY] --> M1V[MEMORY1 MASK VECTOR 210]
        M1V --> DC[DE-COMPRESSOR 215]
        M2D[MEMORY2 DETERMINISTIC TEST DATA 220]
        LFSR[230]
        subgraph LFSR_BOX [LFSR]
            SEED[SEED 235]
        end
        RV[RESPONSE VERIFIER 240]
    end
    DC --> S[SELECTOR 225]
    M2D --> S
    LFSR --> S
    S --> DUT[DUT 16]
    DUT -- 250 --> LFSR
    RV --> LFSR
    M1M --> RV

```

FIG. 2




FIG. 3

FIG. 4A

FIG. 4B

12




FIG. 5

400




FIG. 6A




FIG. 7